Local style preview — nav links switch pages · not the live site

Anubhav Bhatla

First-year Ph.D. Student, EECS, MIT

Anubhav Bhatla

Cambridge, Massachusetts

Hey! I am Anubhav, a first-year EECS Ph.D. student at the Massachusetts Institute of Technology with Prof. Mengjia Yan. I previously completed my Bachelors and Masters from the Department of Electrical Engineering, IIT Bombay, with Prof. Biswabandan Panda as my thesis advisor.

I am deeply interested in the research area of Computer Architecture, which involves a good mix of fascinating topics in Electrical Engineering and Computer Science. I am currently working on the reliability of accelerators against silent data corruptions, and have previously explored hardware security, designing cache structures to ensure security against various side-channel attacks.

Outside of academics, I enjoy going to the gym, reading books (mostly fiction) and playing sports such as tennis, squash, and badminton. I have also completed one year of training under the National Cadet Corps (NCC) at IIT Bombay.

Research Interests

Computer Systems & Architecture
Reliability
Hardware Security

In pursuit of these interests, I have been a part of the following research groups:

MATCHA — Microarchitecture Attacks and Challenges Group
CASPER — Computer Architecture for Security and Performance Group
PACL — High-Performance Processor Architecture and Compilation Lab
Prof. Dean Tullsen · UC San Diego

News

Feb 6, 2026Check out our latest paper on a morphable secure cache design on arXiv!
Aug 13, 2025Our SoK work at USENIX Security 2025 won the Distinguished Artifact Award!
May 29, 2025Our SoK paper on secure randomized caches was accepted to USENIX Security '25.

Anubhav's Blog

Hey, welcome to my blog. Stay tuned for interesting content here!

Publications

2025

  1. SoK: So, You Think You Know All About Secure Randomized Caches?
    Anubhav Bhatla, Hari Rohit Bhavsar, Sayandeep Saha, and 1 more author
    Distinguished Artifact Award Winner

2024

  1. The Maya Cache: A Storage-efficient and Secure Fully-associative Last-level Cache
    Anubhav Bhatla, Navneet, and Biswabandan Panda

Projects

Teaching

Courses I have served as a Teaching Assistant for at MIT and IIT Bombay.

2025

CS773

Computer Architecture for Performance and Security

Prof. Biswabandan Panda · 100+ students

2025

EE789

Algorithmic Design of Digital Systems

Prof. Madhav Desai · 80+ students

2024

CS683

Advanced Computer Architecture

Prof. Biswabandan Panda · 100+ students

2024

EE229

Signal Processing

Prof. Preeti Rao · 90+ students

2022

EE309

Microprocessors

Prof. Virendra Singh · 200+ students

Academics

A catalogue of courses I have taken across my graduate and undergraduate studies.

MIT Courses


  • 6.591 - Secure Hardware Design
  • 6.512 - Formal Reasoning about Programs

Electives

Computer Systems


  • CS347 - Operating Systems
  • EE691 - Research and Development Project
  • EE748 - Advanced Topics in Computer Architecture

VLSI


  • EE618 - CMOS Analog VLSI Design
  • EE671 - VLSI Design
  • EE709 - Testing and Verification of VLSI Circuits

CV

Education

Massachusetts Institute of Technology — Ph.D. in EECS 2031

Doctor of Philosophy in Electrical Engineering and Computer Science

Indian Institute of Technology Bombay — Dual Degree 2025

B.Tech + M.Tech in Electrical Engineering (GPA 9.39/10), Minor in CSE

Awards

  • Intel India Research Fellowship 2024-25
  • Undergraduate Research Award (IIT Bombay)
  • Kishore Vaigyanak Protsahan Yojana (KVPY) fellowship